Design and Analysis of Full Adder Using 0.6 Micron CMOS Technology
Keywords:Full Adder, Multiplexer, CMOS Technology, Adder
The design of a full adder involves the use of logic gates so that the design can convert 8 inputs to create a byte-wide adder and to force the carry bit to the other adder. However, the uses of multiplexers to replace the logic gates in the construction of the full adder is proven to be possible due to the function of the multiplexers to act as the digital switch in the system that provides the flow of digital information from multiple inputs into an output. This research aims to explore the possibility of implementing the multiplexers into the design of the full adder and to analyse the different possible full adder design using the multiplexers. Using the multiplexers also allows for fewer logic gates to be used in the design of the full adder, which reduces the overall area coverage of the full adder. However, adding multiplexers does not make a complete adder more efficient and may slow it down. Thus, this article compares a conventional full adder with logic gates, a full adder with two 2:1 multiplexers, and a full adder with six 2:1 multiplexers in terms of power usage, time delay of the Sum and Carry outputs, and technology (0.6 μm).
Z.Zain, ‘High Speed and Lowpower Gdi Based Full Adder’, J. VLSI Circuits Syst., vol. 1, no. 1, Art. no. 1, Mar. 2019, doi: 10.31838/jvcs/01.01.02.
I. Grout, ‘Introduction to Digital Logic Design’, in Digital Systems Design with FPGAs and CPLDs, Elsevier, 2008, pp. 217–331. doi: 10.1016/B978-0-7506-8397-5.00005-2.
R. Reddy R, ‘A Novel 1-Bit Full Adder Design Using DCVSL XOR/XNOR Gate and Pass Transistor Multiplexers’, Int. J. Innov. Technol. Explor. Eng. IJITEE, vol. 2, pp. 142–146, Apr. 2013.
M. Bansal, H. Singh, and G. Sharma, ‘A Taxonomical Review of Multiplexer Designs for Electronic Circuits & Devices’, J. Electron. Inform., vol. 3, no. 2, pp. 77–88, Apr. 2021, doi: 10.36548/jei.2021.2.001.
B. Mukherjee and A. Ghosal, ‘Design & study of a low power high speed full adder using GDI multiplexer’, in 2015 IEEE 2nd International Conference on Recent Trends in Information Systems (ReTIS), Kolkata, India, Jul. 2015, pp. 465–470. doi: 10.1109/ReTIS.2015.7232924.
E. Roosta and S. A. Hosseini, ‘A Novel Multiplexer-Based Quaternary Full Adder in Nanoelectronics’, Circuits Syst. Signal Process., vol. 38, no. 9, pp. 4056–4078, Sep. 2019, doi: 10.1007/s00034-019-01039-8.
S. Murugeswari and S. K. Mohideen, ‘Design of area efficient and low power multipliers using multiplexer based full adder’, in Second International Conference on Current Trends In Engineering and Technology - ICCTET 2014, Coimbatore, India, Jul. 2014, pp. 388–392. doi: 10.1109/ICCTET.2014.6966322.
B. Alhalabi and A. Al-Sheraidah, ‘A novel low power multiplexer-based full adder cell’, in ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483), Malta, 2001, pp. 1433–1436. doi: 10.1109/ICECS.2001.957484.
Y. Jiang, A. Al-Sheraidah, Y. Wang, E. Sha, and J.-G. Chung, ‘A Novel Multiplexer-Based Low-Power Full Adder’, Circuits Syst. II Express Briefs IEEE Trans. On, vol. 51, pp. 345–348, Aug. 2004, doi: 10.1109/TCSII.2004.831429.
K. A. K. Maurya, Y. R. Lakshmanna, K. B. Sindhuri, and N. U. Kumar, ‘Design and implementation of 32-bit adders using various full adders’, in 2017 Innovations in Power and Advanced Computing Technologies (i-PACT), Vellore, Apr. 2017, pp. 1–6. doi: 10.1109/IPACT.2017.8245176.
A. Solanki, K. Prasad, K. Nunan, and R. Oreilly, ‘Comparing process flow of monolithic CMOS-MEMS intergration on SOI wafers with monolithic BiMOS-MEMS integration on Silicon wafer’, in 2010 53rd IEEE International Midwest Symposium on Circuits and Systems, Seattle, WA, USA, Aug. 2010, pp. 1189–1192. doi: 10.1109/MWSCAS.2010.5548876.
Gamage, S. A., Subramaniam, K., & Zainuddin, A. A. (2022). Comparative Analysis of CMOS based Full Adders by Simulation in DSCH and Microwind. Malaysian Journal of Science and Advanced Technology, 183-187.
Manokaran, P., & Zainuddin, A. A. (2022). Simulation of Low-Power Shift Registers Using the MTCMOS Method with a Wide Selection of Transistors. Malaysian Journal of Science and Advanced Technology, 78-83.
How to Cite
Copyright (c) 2022 AHMAD ZAINUDDIN
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.